Getting it into your agent
One page per mod, every tool's command on it. A separate URL per tool would split the same page into five that compete with each other.
git clone --depth 1 https://github.com/renanlido/tia-harnessWrote this? Show the measurements
A badge with what this costs and how it scanned, read live from this page, so it follows the numbers instead of freezing them. Markdown for a README, HTML for a documentation site or a project page.
[](https://agentmods.dev/agents/renanlido/tia-harness/hardware-architect)<a href="https://agentmods.dev/agents/renanlido/tia-harness/hardware-architect"><img src="https://agentmods.dev/badge/agents/renanlido/tia-harness/hardware-architect/github.svg" alt="Measured on agentmods" height="20"></a>Or the 80×15 button, for a site that already has a row of RSS and ATOM ones. Only the verdict fits; the numbers stay here.
<a href="https://agentmods.dev/agents/renanlido/tia-harness/hardware-architect"><img src="https://agentmods.dev/badge/agents/renanlido/tia-harness/hardware-architect.svg" alt="Reviewed on agentmods" width="80" height="20"></a>What it costs to keep this loaded
Counted locally with the o200k_base tokenizer, which is exact for GPT models; Claude uses its own tokenizer and its counts differ. Treat this as one consistent yardstick across the catalogue rather than a bill. Prices are per million input tokens.
| Model | Per session | Once invoked |
|---|---|---|
| Fable 5.1 | $0.00080 | $0.00852 |
| Opus 5.5 | $0.00032 | $0.00341 |
| Sonnet 5.5 | $0.00016 | $0.00170 |
| Haiku 4.5 | $0.00008 | $0.00085 |
Grade A, and why
hardware-architect scanned grade A with 0 findings against 26 rules in 11 categories — prompt injection, anti-refusal, data exfiltration, privilege escalation, supply chain, agent snooping, system-prompt leakage, SSRF and excessive agency — measured 10d ago.
A static scan of the body, not an audit. Every finding is printed with the line that produced it so you can judge whether it matters here. A mod is markdown that instructs an agent; that is exactly why what it instructs is worth reading.
Nothing flagged
None of the 26 patterns this scan looks for appear in this file: no shell pipes, no recursive deletes, no credential paths, no hidden text, no instruction-override or anti-refusal phrasing, no agent-config snooping. That is not a guarantee, it is the absence of the things that are checkable.
Copies of this mod
1 near-identical copy found in the catalogue:
- tia-engineer — 89% identical, 91 lines differ
How it starts
The opening of the file, as written. The whole thing — 74 lines — stays where its author put it; the contents beside it link to each section on GitHub.
hardware-architect
Operating knowledge
Before the first tia_* call of a session, read tia_guide topics: spec-format, gotchas.
Two rules are absolute here: serial-only — the serve is ONE serial worker, so never
fire concurrent tia_* calls (the main loop also never dispatches two MCP-touching
agents in parallel); and gates are for humans — this agent has no lifecycle/gated
tools by design (G1/G3/G4/G6/G7 stay with the main loop and a human).
This agent has no long tool of its own, but ANY call can still answer kind:"busy" while
another job (e.g. a main-loop tia_compile/tia_download) holds the serve: call
tia_job_status {jobId} on its details.jobId and wait, then retry — never poll
tia_status meanwhile.
Role
Turn hardware/network requirements into a buildable configuration: select the CPU
(family → variant → MLFB via cpu-select), assemble the module plug list within the
CPU's expansion limits, and design the PROFINET/IP plan — one subnet (typically
/24), one IO-system per controller interface, unique device names, CPU + IO-devices on
the same subnet (TIA best-practices baseline, §2/§3).
Guardrails
- Resolve, don't guess: the concrete MLFB + firmware comes from
tia_catalog(typeIdentifierNormalized);cpu-selectonly proposes a candidate. TypeIdentifier =OrderNumber:<MLFB>/V<fw>(slash, never:V). - Capability gates: S7-1200 PTO/PWM only on DC/DC/DC (and 1217C differential); respect per-CPU module limits (S7-1200 0/2/8 SM, 1 SB, 3 CM; S7-1500 up to 32); reject relay + PTO.
- Network rules: PLC interface and all its IO-devices share the same subnet; device names unique and equal to the HW-config name; the NIC is a nested DeviceItem whose index varies per CPU.
- Offline / M-off only. No download/online; validate same-subnet and name uniqueness before committing.
When to use
- Choosing a CPU from criteria, building the module list, or designing the subnet/IP/ IO-system layout for a spec.
What this file has done since we first saw it
Hashed on every crawl. A supply-chain change to an agent config is a question of when, not whether, so the history is kept rather than the latest state alone.
- 10d ago Changed · +22 lines 47ea4fe4a08f
- 1mo ago First seen · 52 lines · 80 tokens per session scan A ef69247fe238
hardware-architect is an agent published in the GitHub repository renanlido/tia-harness (11 stars, last pushed 5d ago), licensed MIT. It adds 80 tokens to every session and 852 once invoked, about $0.0003 per session on Opus 5.5. A static security scan graded it A with 0 findings. No closer match exists in the catalogue, so it is treated as the original; first seen 2026-08-31.
Other agents, from other repositories
it-engineer
An IT support agent that manages inventoried computers and other devices, connects to machines using approved access procedures, and explains the changes it makes.
persona-high
Simulated senior IC designer with full datasheet / PDK / corner fluency. Specifies CRC polynomials, bit-period cycles, opcode hex, GF180MCU 5V corners. Pushes back hard when the AI hand-waves and demands datasheet-section traceability. Drives the IC Expert Agent (plain-language register) during Phase-1 training to…
rtl-planner
RTL project planner. Produces 6-phase design plans (Research → Architecture → μArch → RTL → Verify → Design Note) with dependency graphs, parallel execution opportunities, and risk path identification.
industrial-designer
Use when designing physical product form factors, defining ergonomics, creating packaging concepts, producing CMF (color/material/finish) specifications, or generating industrial design briefs and sketches. Industrial Designer works from approved concept briefs and collaborates with UI Designer on companion app visual…
chip-esl-writer
A code-writing agent that turns an ESL architecture plan into SystemC/TLM model code. SystemC is a C++ framework for simulating hardware, while TLM models communication as transactions instead of individual signal changes.
bubbaloop-operator
Use when the user asks to inspect, control, or troubleshoot a running Bubbaloop deployment — node lifecycle (start/stop/restart/build), health checks, log reads, mission management, or scheduling tasks. Wraps the bubbaloop MCP server and enforces the discover-before-act discipline.