Getting it into your agent
One page per mod, every tool's command on it. A separate URL per tool would split the same page into five that compete with each other.
npx agentmods add skills/ic-star-tech/ccfoundry-agent-kit/coding_stylenpx skills add ic-star-tech/ccfoundry-agent-kit --skill coding_stylegit clone --depth 1 https://github.com/ic-star-tech/ccfoundry-agent-kitWhat it costs to keep this loaded
Counted locally with the o200k_base tokenizer, which is exact for GPT models; Claude uses its own tokenizer and its counts differ. Treat this as one consistent yardstick across the catalogue rather than a bill. Prices are per million input tokens.
| Model | Per session | Once invoked |
|---|---|---|
| Fable 5 | $0.00019 | $0.01223 |
| Opus 5 | $0.00010 | $0.00611 |
| Sonnet 5 | $0.00004 | $0.00245 |
| Haiku 4.5 | $0.00002 | $0.00122 |
Grade A, and why
coding_style scanned grade A with 0 findings against 26 rules in 11 categories — prompt injection, anti-refusal, data exfiltration, privilege escalation, supply chain, agent snooping, system-prompt leakage, SSRF and excessive agency — measured 2d ago.
A static scan of the body, not an audit. Every finding is printed with the line that produced it so you can judge whether it matters here. A mod is markdown that instructs an agent; that is exactly why what it instructs is worth reading.
Nothing flagged
None of the 26 patterns this scan looks for appear in this file: no shell pipes, no recursive deletes, no credential paths, no hidden text, no instruction-override or anti-refusal phrasing, no agent-config snooping. That is not a guarantee, it is the absence of the things that are checkable.
How it starts
The opening of the file, as written. The whole thing — 157 lines — stays where its author put it; the contents beside it link to each section on GitHub.
Verilog Coding Style Guide
Trigger
Use this skill when writing or reviewing Verilog code to ensure consistency, readability, and synthesizability.
General Rules
File Organization
- One module per file
- Filename matches module name:
rra.vcontainsmodule rra - Testbench files use
_tbsuffix:rra_tb.v - Use
.vextension for Verilog-2001 (not.sv)
Module Declaration (Verilog-2001 ANSI style)
module module_name (
input wire clk,
input wire rst_n, // active-low async reset
input wire [7:0] data_in,
output reg [7:0] data_out,
output wire valid
);
Naming Conventions
| Element | Convention | Example |
|---|---|---|
| Modules | lowercase_snake | round_robin_arbiter |
| Signals | lowercase_snake | data_valid, read_enable |
| Parameters | UPPER_SNAKE | DATA_WIDTH, ADDR_DEPTH |
| Constants | UPPER_SNAKE | IDLE, STATE_READ |
| Active-low signals | _n suffix |
rst_n, cs_n, wr_n |
| Clock signals | clk prefix |
clk, clk_div2 |
| Reset signals | rst prefix |
rst_n, rst_sync |
| Registered outputs | _reg suffix (internal) |
count_reg, state_reg |
| Next-state signals | _next suffix |
state_next, count_next |
Reset Strategy
- Always use async active-low reset (
negedge rst_n) - Reset all registers to known values
- Use consistent reset pattern:
always @(posedge clk or negedge rst_n) begin
if (!rst_n) begin
state <= IDLE;
count <= 0;
end else begin
state <= state_next;
count <= count_next;
end
end
Combinational Logic
- Use
always @(*)for combinational blocks - Assign all outputs in every branch to avoid latches
- Use blocking assignments (
=) in combinational blocks - Use non-blocking assignments (
<=) in sequential blocks
// GOOD: Combinational with always @(*)
always @(*) begin
grant = 4'b0000; // default
case (state)
IDLE: grant = 4'b0000;
GRANT_0: grant = 4'b0001;
GRANT_1: grant = 4'b0010;
default: grant = 4'b0000;
endcase
end
What ships with it
1 file beside SKILL.md in the same directory: the scripts, references and assets a skill reads on demand. Not counted in the per-session cost; read them before you install if any of them is executable.
What this file has done since we first saw it
Hashed on every crawl. A supply-chain change to an agent config is a question of when, not whether, so the history is kept rather than the latest state alone.
- 2d ago First seen · 157 lines · 19 tokens per session scan A de9f38fe2c0a
coding_style is a skill published in the GitHub repository ic-star-tech/ccfoundry-agent-kit (24 stars, last pushed 2mo ago), licensed MIT. It adds 19 tokens to every session and 1,223 once invoked, about $0.0001 per session on Opus 5. A static security scan graded it A with 0 findings. No closer match exists in the catalogue, so it is treated as the original; first seen 2026-08-30.
Other skills, from other repositories
add-macos-statusbar
Add a macOS menu bar status indicator for NanoClaw. Shows a bolt icon with a green/red dot indicating whether NanoClaw is running, with Start, Stop, and Restart controls. macOS only.
cli-anything-3mf
3MF mesh geometry editor — detect and resize cylindrical holes, repair meshes, compare 3D printing files. Works with BambuStudio and PrusaSlicer 3MF files.
platform-port
Guide porting FastLED to new MCU platforms, including int.h types, clockless drivers, SPI implementations, and platform detection. Use when adding support for a new microcontroller family or board.
doca-compress
Use this skill for hands-on DOCA Compress programming on a BlueField DPU, ConnectX NIC, or host with DOCA — enabling compress-deflate, decompress-deflate, decompress-lz4-stream, or decompress-lz4-block tasks on a docacompress context (the hardware supports DEFLATE both directions plus LZ4 decompress; LZ4 encode is NOT…
doca-dms
Operate NVIDIA DOCA Management Service (dmsd + dmspe) on a BlueField, Arm/x86 host, or Kubernetes pod: choose deployment and authentication, configure -allowedusers and dmsgroup, use gNMI Get/Set/Subscribe, run supported gNOI workflows, and debug frontend/backend failures. Trigger even without "DMS" for "manage a…
pcbway
PCBWay PCB fabrication and assembly — turnkey/consigned assembly, design rules, ordering workflow. Alternative to JLCPCB for manufacturing. Use with KiCad. Use this skill when the user mentions PCBWay, needs turnkey assembly (PCBWay sources parts by MPN), has parts not available on LCSC, needs assembled boards with…