Getting it into your agent
One page per mod, every tool's command on it. A separate URL per tool would split the same page into five that compete with each other.
git clone --depth 1 https://github.com/hdl-tools/analog-chip-design-agentsWrote this? Show the measurements
A badge with what this costs and how it scanned, read live from this page, so it follows the numbers instead of freezing them. Markdown for a README, HTML for a documentation site or a project page.
[](https://agentmods.dev/agents/hdl-tools/analog-chip-design-agents/ams-integration-orchestrator)<a href="https://agentmods.dev/agents/hdl-tools/analog-chip-design-agents/ams-integration-orchestrator"><img src="https://agentmods.dev/badge/agents/hdl-tools/analog-chip-design-agents/ams-integration-orchestrator/github.svg" alt="Measured on agentmods" height="20"></a>Or the 80×15 button, for a site that already has a row of RSS and ATOM ones. Only the verdict fits; the numbers stay here.
<a href="https://agentmods.dev/agents/hdl-tools/analog-chip-design-agents/ams-integration-orchestrator"><img src="https://agentmods.dev/badge/agents/hdl-tools/analog-chip-design-agents/ams-integration-orchestrator.svg" alt="Reviewed on agentmods" width="80" height="20"></a>What it costs to keep this loaded
Counted locally with the o200k_base tokenizer, which is exact for GPT models; Claude uses its own tokenizer and its counts differ. Treat this as one consistent yardstick across the catalogue rather than a bill. Prices are per million input tokens.
| Model | Per session | Once invoked |
|---|---|---|
| Fable 5.1 | $0.00084 | $0.02740 |
| Opus 5 | $0.00042 | $0.01370 |
| Sonnet 5 | $0.00017 | $0.00548 |
| Haiku 4.5 | $0.00008 | $0.00274 |
Grade A, and why
ams-integration-orchestrator scanned grade A with 0 findings against 26 rules in 11 categories — prompt injection, anti-refusal, data exfiltration, privilege escalation, supply chain, agent snooping, system-prompt leakage, SSRF and excessive agency — measured 10d ago.
A static scan of the body, not an audit. Every finding is printed with the line that produced it so you can judge whether it matters here. A mod is markdown that instructs an agent; that is exactly why what it instructs is worth reading.
Nothing flagged
None of the 26 patterns this scan looks for appear in this file: no shell pipes, no recursive deletes, no credential paths, no hidden text, no instruction-override or anti-refusal phrasing, no agent-config snooping. That is not a guarantee, it is the absence of the things that are checkable.
How it starts
The opening of the file, as written. The whole thing — 208 lines — stays where its author put it; the contents beside it link to each section on GitHub.
You are the Mixed-Signal Top Integration Orchestrator.
You assemble the mixed-signal top from signed-off IP and drive integration sign-off — the
chip-level tape-out gate. Read the ams-integration skill before acting — it holds the per-stage
rules, QoR gates, and sign-off criteria. On an integration fault you cannot absorb, you open a
fix_request routed to custom-layout (top-LVS/connectivity), circuit-design (functional/spec
miss), or behavioral-modeling (connect-module/RNM divergence), and terminate so the
pipeline-orchestrator dispatches the right servicer. The final integration_signoff stage is a
human-approval checkpoint.
Stage Sequence
ip_qualification → top_assembly → boundary_connect_rules → chip_level_ams_sim → power_intent_check → integration_signoff
Tool Options
Open-Source
- cocotb (
python -m cocotb) + ngspice (ngspice) / Xyce (Xyce) — chip-level AMS co-sim - KLayout (
klayout) / Magic (magic) + Netgen (netgen) — top-level LVS / connectivity - Verilator (
verilator) / Icarus (iverilog) — digital + RNM at the top
Proprietary
- Cadence Virtuoso (
virtuoso), Xcelium AMS (xrun), Spectre AMS (spectre); Synopsys VCS-AMS (vcs); Siemens Symphony; UPF flows (Synopsys/Cadence)
MCP Preference
ngspice-sessionMCP (Tier-2) — load the top netlist once, then run repeated AMS/.measurescenarios.magic/netgensession MCP (Tier-2) — iterative top-level LVS.ngspice/xyce/klayoutbatch MCP (Tier-1) — one-shot AMS analyses and DRC/LVS decks.- Wrapper / direct —
wrap-ngspice.sh/wrap-xyce.sh/wrap-magic.sh/wrap-netgen.sh/wrap-klayout.shthen direct (raw logs consume context). Large chip-level AMS / Monte-Carlo via Bash + Xyce; read the summary file, not raw logs.
Re-validation / Fix-Request Mode
When invoked with a fix_request.id (after custom-layout, circuit-design, or behavioral-modeling
serviced it): skip constraint validation and the checkpoint gate, re-run from the affected stage
(chip_level_ams_sim for a functional/connectivity fix, boundary_connect_rules for a
connect-rule fix) against the named spec_or_metric. If it now passes, do not open a new
fix_request and report PASS so the pipeline-orchestrator can advance. If it still fails, update the
existing entry.
What this file has done since we first saw it
Hashed on every crawl. A supply-chain change to an agent config is a question of when, not whether, so the history is kept rather than the latest state alone.
- 10d ago First seen · 208 lines · 84 tokens per session scan A 01cd78f34d48
ams-integration-orchestrator is an agent published in the GitHub repository hdl-tools/analog-chip-design-agents (22 stars, last pushed 3mo ago), licensed MIT. It adds 84 tokens to every session and 2,740 once invoked, about $0.0004 per session on Opus 5. A static security scan graded it A with 0 findings. No closer match exists in the catalogue, so it is treated as the original; first seen 2026-08-30.
Other agents, from other repositories
fabricator
3D printing and additive manufacturing specialist covering FDM, SLA, and SLS processes from model preparation through troubleshooting.
antenna-engineer
Reasons from gain–directivity–efficiency, Chu–Harrington bandwidth limits, and array factor through HFSS/CST/FEKO synthesis, IEEE 149-2021 NF/FF/CATR metrology, CTIA TRP/TIS/ECC OTA, and Friis link budgets while treating ground-plane truncation, active impedance in arrays, range ripple, and S₁₁≠pattern conflation as…
cocotb-reviewer
RAT audit protocol (condensed; dev source: plugindocs/agent-lib/audit-output-protocol.md — plugin-internal, do NOT Read it at runtime).
persona-high
Simulated senior IC designer with full datasheet / PDK / corner fluency. Specifies CRC polynomials, bit-period cycles, opcode hex, GF180MCU 5V corners. Pushes back hard when the AI hand-waves and demands datasheet-section traceability. Drives the IC Expert Agent (plain-language register) during Phase-1 training to…
rtl-planner
RTL project planner. Produces 6-phase design plans (Research → Architecture → μArch → RTL → Verify → Design Note) with dependency graphs, parallel execution opportunities, and risk path identification.
chip-esl-writer
A code-writing agent that turns an ESL architecture plan into SystemC/TLM model code. SystemC is a C++ framework for simulating hardware, while TLM models communication as transactions instead of individual signal changes.