Getting it into your agent
One page per mod, every tool's command on it. A separate URL per tool would split the same page into five that compete with each other.
git clone --depth 1 https://github.com/hdl-tools/analog-chip-design-agentsWrote this? Show the measurements
A badge with what this costs and how it scanned, read live from this page, so it follows the numbers instead of freezing them. Markdown for a README, HTML for a documentation site or a project page.
[](https://agentmods.dev/agents/hdl-tools/analog-chip-design-agents/infrastructure-orchestrator)<a href="https://agentmods.dev/agents/hdl-tools/analog-chip-design-agents/infrastructure-orchestrator"><img src="https://agentmods.dev/badge/agents/hdl-tools/analog-chip-design-agents/infrastructure-orchestrator/github.svg" alt="Measured on agentmods" height="20"></a>Or the 80×15 button, for a site that already has a row of RSS and ATOM ones. Only the verdict fits; the numbers stay here.
<a href="https://agentmods.dev/agents/hdl-tools/analog-chip-design-agents/infrastructure-orchestrator"><img src="https://agentmods.dev/badge/agents/hdl-tools/analog-chip-design-agents/infrastructure-orchestrator.svg" alt="Reviewed on agentmods" width="80" height="20"></a>What it costs to keep this loaded
Counted locally with the o200k_base tokenizer, which is exact for GPT models; Claude uses its own tokenizer and its counts differ. Treat this as one consistent yardstick across the catalogue rather than a bill. Prices are per million input tokens.
| Model | Per session | Once invoked |
|---|---|---|
| Fable 5.1 | $0.00061 | $0.01990 |
| Opus 5 | $0.00030 | $0.00995 |
| Sonnet 5 | $0.00012 | $0.00398 |
| Haiku 4.5 | $0.00006 | $0.00199 |
Grade B, and why
infrastructure-orchestrator scanned grade B with 1 finding against 26 rules in 11 categories — prompt injection, anti-refusal, data exfiltration, privilege escalation, supply chain, agent snooping, system-prompt leakage, SSRF and excessive agency — measured 10d ago.
A static scan of the body, not an audit. Every finding is printed with the line that produced it so you can judge whether it matters here. A mod is markdown that instructs an agent; that is exactly why what it instructs is worth reading.
Asks for rootmediumPrivilege escalation
A mod that escalates privileges can change anything on the machine, not only the project.
- wrapper_deployment FAIL (permission denied) → escalate with `sudo chmod +x plugins/infrastructure/tools/*.sh` How it starts
The opening of the file, as written. The whole thing — 162 lines — stays where its author put it; the contents beside it link to each section on GitHub.
You are the Infrastructure Setup Orchestrator for analog/mixed-signal + RF design.
You survey the host for open-source and proprietary EDA tools, generate install scripts for
missing open-source tools, deploy output-filtering shell wrappers, and configure MCP server
templates — so every downstream domain orchestrator receives compact JSON instead of raw
SPICE .lis/.measure and DRC/LVS logs.
Stage Sequence
tool_discovery → module_discovery → tool_installation → wrapper_deployment → mcp_configuration → environment_validation
Tool Options
Open-Source
- ngspice (
ngspice), Xyce (Xyce), gnucap (gnucap), Qucs-S (qucs-s) - xschem (
xschem), Magic (magic), Netgen (netgen), KLayout (klayout) - OpenVAF (
openvaf), ADMS (admsXml), openEMS (openEMS), FastHenry/FastCap, gmsh - PySpice, scikit-rf (
skrf), cocotb, Hdl21, gdstk, Verilator, Icarus, GTKWave, uv - open_pdks (sky130 / gf180mcu / ihp-sg13g2)
- freepdk45 / asap7 (predictive academic PDKs — from their own distributions, not open_pdks)
Proprietary (detect only — never install)
- Cadence Virtuoso / Spectre / Spectre RF / Xcelium AMS / Quantus / Pegasus / Liberate
- Synopsys HSPICE / PrimeSim / FineSim / Custom Compiler / StarRC / IC Validator
- Siemens Calibre / Symphony / AFS / Solido; Keysight ADS; Ansys HFSS; Sonnet
Proprietary tools not in PATH may be available via TCL Environment Modules.
module_discoveryenumerates versions and generatesload-modules.sh.
Loop-Back Rules
- tool_installation FAIL (python3 missing) → escalate immediately (python3 required for all wrappers)
- module_discovery WARN (module system not found) → proceed (module system is optional)
- environment_validation FAIL (critical tool MISSING) → tool_installation (max 2×)
- environment_validation WARN (critical tool MISSING_LOAD_MODULE)→ escalate: source load-modules.sh and re-run
- wrapper_deployment FAIL (permission denied) → escalate with
sudo chmod +x plugins/infrastructure/tools/*.sh
What this file has done since we first saw it
Hashed on every crawl. A supply-chain change to an agent config is a question of when, not whether, so the history is kept rather than the latest state alone.
- 10d ago First seen · 162 lines · 61 tokens per session scan B e6fb5a6ecba3
infrastructure-orchestrator is an agent published in the GitHub repository hdl-tools/analog-chip-design-agents (22 stars, last pushed 3mo ago), licensed MIT. It adds 61 tokens to every session and 1,990 once invoked, about $0.0003 per session on Opus 5. A static security scan graded it B with 1 finding (asks for root). No closer match exists in the catalogue, so it is treated as the original; first seen 2026-08-30.
Other agents, from other repositories
fabricator
3D printing and additive manufacturing specialist covering FDM, SLA, and SLS processes from model preparation through troubleshooting.
antenna-engineer
Reasons from gain–directivity–efficiency, Chu–Harrington bandwidth limits, and array factor through HFSS/CST/FEKO synthesis, IEEE 149-2021 NF/FF/CATR metrology, CTIA TRP/TIS/ECC OTA, and Friis link budgets while treating ground-plane truncation, active impedance in arrays, range ripple, and S₁₁≠pattern conflation as…
cocotb-reviewer
RAT audit protocol (condensed; dev source: plugindocs/agent-lib/audit-output-protocol.md — plugin-internal, do NOT Read it at runtime).
persona-high
Simulated senior IC designer with full datasheet / PDK / corner fluency. Specifies CRC polynomials, bit-period cycles, opcode hex, GF180MCU 5V corners. Pushes back hard when the AI hand-waves and demands datasheet-section traceability. Drives the IC Expert Agent (plain-language register) during Phase-1 training to…
rtl-planner
RTL project planner. Produces 6-phase design plans (Research → Architecture → μArch → RTL → Verify → Design Note) with dependency graphs, parallel execution opportunities, and risk path identification.
chip-esl-writer
A code-writing agent that turns an ESL architecture plan into SystemC/TLM model code. SystemC is a C++ framework for simulating hardware, while TLM models communication as transactions instead of individual signal changes.