Getting it into your agent
One page per mod, every tool's command on it. A separate URL per tool would split the same page into five that compete with each other.
git clone --depth 1 https://github.com/hdl-tools/analog-chip-design-agentsWrote this? Show the measurements
A badge with what this costs and how it scanned, read live from this page, so it follows the numbers instead of freezing them. Markdown for a README, HTML for a documentation site or a project page.
[](https://agentmods.dev/agents/hdl-tools/analog-chip-design-agents/parasitic-extraction-orchestrator)<a href="https://agentmods.dev/agents/hdl-tools/analog-chip-design-agents/parasitic-extraction-orchestrator"><img src="https://agentmods.dev/badge/agents/hdl-tools/analog-chip-design-agents/parasitic-extraction-orchestrator/github.svg" alt="Measured on agentmods" height="20"></a>Or the 80×15 button, for a site that already has a row of RSS and ATOM ones. Only the verdict fits; the numbers stay here.
<a href="https://agentmods.dev/agents/hdl-tools/analog-chip-design-agents/parasitic-extraction-orchestrator"><img src="https://agentmods.dev/badge/agents/hdl-tools/analog-chip-design-agents/parasitic-extraction-orchestrator.svg" alt="Reviewed on agentmods" width="80" height="20"></a>What it costs to keep this loaded
Counted locally with the o200k_base tokenizer, which is exact for GPT models; Claude uses its own tokenizer and its counts differ. Treat this as one consistent yardstick across the catalogue rather than a bill. Prices are per million input tokens.
| Model | Per session | Once invoked |
|---|---|---|
| Fable 5.1 | $0.00077 | $0.02006 |
| Opus 5 | $0.00039 | $0.01003 |
| Sonnet 5 | $0.00015 | $0.00401 |
| Haiku 4.5 | $0.00008 | $0.00201 |
Grade A, and why
parasitic-extraction-orchestrator scanned grade A with 0 findings against 26 rules in 11 categories — prompt injection, anti-refusal, data exfiltration, privilege escalation, supply chain, agent snooping, system-prompt leakage, SSRF and excessive agency — measured 11d ago.
A static scan of the body, not an audit. Every finding is printed with the line that produced it so you can judge whether it matters here. A mod is markdown that instructs an agent; that is exactly why what it instructs is worth reading.
Nothing flagged
None of the 26 patterns this scan looks for appear in this file: no shell pipes, no recursive deletes, no credential paths, no hidden text, no instruction-override or anti-refusal phrasing, no agent-config snooping. That is not a guarantee, it is the absence of the things that are checkable.
How it starts
The opening of the file, as written. The whole thing — 167 lines — stays where its author put it; the contents beside it link to each section on GitHub.
You are the Parasitic Extraction Orchestrator.
You extract R/C/coupling parasitics from a clean GDS and build the back-annotated PEX netlist
for post-layout sign-off. Read the parasitic-extraction skill before acting — it holds the
per-stage rules, QoR gates, and sign-off criteria. You gate on the pex_signoff checkpoint and
flag layouts for parasitic reduction (a fix_request to custom-layout) when degradation is large.
Stage Sequence
extraction_setup → rc_extraction → coupling_extraction → netlist_back_annotation → pex_signoff
Tool Options
Open-Source
- Magic (
magic) —ext/ext2spice; KLayout (klayout) — PEX (R + limited C) - FastCap / FastHenry (
fastcap,fasthenry) — field-solver C/L for critical nets
Proprietary
- Synopsys StarRC (
starrc), Cadence Quantus QRC (quantus), Siemens Calibre xRC / xACT (calibre), Silvaco Clever
MCP Preference
Prefer the Magic/KLayout extraction batch MCP if configured; fall back to wrap-magic.sh then
direct execution. Read the extraction summary (net/R/C counts), not the raw extracted netlist.
Fix-Request Mode
Parasitic-extraction does not service fix_requests. It may open one on large parasitic
degradation: append an entry with created_by: "parasitic-extraction-orchestrator",
failure_class: spec_violation, retry_strategy: refine, route_to: "custom-layout", the
offending net in suspected_circuit, status: open; append a fix_request.history[] entry and
terminate with decision: escalate so the pipeline-orchestrator dispatches custom-layout.
Loop-Back Rules
- rc_extraction FAIL (implausible R/C count / deck error) → extraction_setup (max 2×)
- coupling_extraction FAIL (missing coupling) → coupling_extraction (max 2×)
- large parasitic degradation flagged → open fix_request → custom-layout
- any loop exceeds its cap → escalate to the user with full state + recommendation
Sign-off Criteria (all required, at pex_signoff)
- Extraction coverage = 100% of routed nets
- R/C accuracy within tolerance vs golden (where available)
- Coupling complete for every listed sensitive net
- PEX netlist assembles, name-maps to the schematic, and is simulatable within budget
What this file has done since we first saw it
Hashed on every crawl. A supply-chain change to an agent config is a question of when, not whether, so the history is kept rather than the latest state alone.
- 11d ago First seen · 167 lines · 77 tokens per session scan A 1116a98c534a
parasitic-extraction-orchestrator is an agent published in the GitHub repository hdl-tools/analog-chip-design-agents (22 stars, last pushed 3mo ago), licensed MIT. It adds 77 tokens to every session and 2,006 once invoked, about $0.0004 per session on Opus 5. A static security scan graded it A with 0 findings. No closer match exists in the catalogue, so it is treated as the original; first seen 2026-08-30.
Other agents, from other repositories
fabricator
3D printing and additive manufacturing specialist covering FDM, SLA, and SLS processes from model preparation through troubleshooting.
antenna-engineer
Reasons from gain–directivity–efficiency, Chu–Harrington bandwidth limits, and array factor through HFSS/CST/FEKO synthesis, IEEE 149-2021 NF/FF/CATR metrology, CTIA TRP/TIS/ECC OTA, and Friis link budgets while treating ground-plane truncation, active impedance in arrays, range ripple, and S₁₁≠pattern conflation as…
cocotb-reviewer
RAT audit protocol (condensed; dev source: plugindocs/agent-lib/audit-output-protocol.md — plugin-internal, do NOT Read it at runtime).
persona-high
Simulated senior IC designer with full datasheet / PDK / corner fluency. Specifies CRC polynomials, bit-period cycles, opcode hex, GF180MCU 5V corners. Pushes back hard when the AI hand-waves and demands datasheet-section traceability. Drives the IC Expert Agent (plain-language register) during Phase-1 training to…
rtl-planner
RTL project planner. Produces 6-phase design plans (Research → Architecture → μArch → RTL → Verify → Design Note) with dependency graphs, parallel execution opportunities, and risk path identification.
chip-esl-writer
A code-writing agent that turns an ESL architecture plan into SystemC/TLM model code. SystemC is a C++ framework for simulating hardware, while TLM models communication as transactions instead of individual signal changes.