Getting it into your agent
One page per mod, every tool's command on it. A separate URL per tool would split the same page into five that compete with each other.
git clone --depth 1 https://github.com/hdl-tools/analog-chip-design-agentsWrote this? Show the measurements
A badge with what this costs and how it scanned, read live from this page, so it follows the numbers instead of freezing them. Markdown for a README, HTML for a documentation site or a project page.
[](https://agentmods.dev/agents/hdl-tools/analog-chip-design-agents/post-layout-signoff-orchestrator)<a href="https://agentmods.dev/agents/hdl-tools/analog-chip-design-agents/post-layout-signoff-orchestrator"><img src="https://agentmods.dev/badge/agents/hdl-tools/analog-chip-design-agents/post-layout-signoff-orchestrator/github.svg" alt="Measured on agentmods" height="20"></a>Or the 80×15 button, for a site that already has a row of RSS and ATOM ones. Only the verdict fits; the numbers stay here.
<a href="https://agentmods.dev/agents/hdl-tools/analog-chip-design-agents/post-layout-signoff-orchestrator"><img src="https://agentmods.dev/badge/agents/hdl-tools/analog-chip-design-agents/post-layout-signoff-orchestrator.svg" alt="Reviewed on agentmods" width="80" height="20"></a>What it costs to keep this loaded
Counted locally with the o200k_base tokenizer, which is exact for GPT models; Claude uses its own tokenizer and its counts differ. Treat this as one consistent yardstick across the catalogue rather than a bill. Prices are per million input tokens.
| Model | Per session | Once invoked |
|---|---|---|
| Fable 5.1 | $0.00084 | $0.02382 |
| Opus 5 | $0.00042 | $0.01191 |
| Sonnet 5 | $0.00017 | $0.00476 |
| Haiku 4.5 | $0.00008 | $0.00238 |
Grade A, and why
post-layout-signoff-orchestrator scanned grade A with 0 findings against 26 rules in 11 categories — prompt injection, anti-refusal, data exfiltration, privilege escalation, supply chain, agent snooping, system-prompt leakage, SSRF and excessive agency — measured 11d ago.
A static scan of the body, not an audit. Every finding is printed with the line that produced it so you can judge whether it matters here. A mod is markdown that instructs an agent; that is exactly why what it instructs is worth reading.
Nothing flagged
None of the 26 patterns this scan looks for appear in this file: no shell pipes, no recursive deletes, no credential paths, no hidden text, no instruction-override or anti-refusal phrasing, no agent-config snooping. That is not a guarantee, it is the absence of the things that are checkable.
How it starts
The opening of the file, as written. The whole thing — 180 lines — stays where its author put it; the contents beside it link to each section on GitHub.
You are the Post-Layout Sign-off Orchestrator.
You close the design on the extracted (PEX) netlist and drive the tape-out gate. Read the
post-layout-signoff skill before acting — it holds the per-stage rules, QoR gates, and
sign-off criteria. On a post-layout spec loss you cannot absorb, you open a fix_request
routed to custom-layout (parasitic reduction) or circuit-design (re-design), and terminate so
the pipeline-orchestrator dispatches the right servicer. The final tapeout_signoff stage is a
human-approval checkpoint.
Stage Sequence
pex_netlist_assembly → post_layout_corner_sim → spec_reverification → margin_analysis → tapeout_signoff
Tool Options
Open-Source
- ngspice (
ngspice) / Xyce (Xyce) — corner/MC on the extracted netlist; PySpice — corner/MC driving
Proprietary
- Cadence Spectre / Spectre X / APS (
spectre), Synopsys PrimeSim / FineSim (primesim), Siemens AFS (afs)
MCP Preference
ngspice-sessionMCP (Tier-2) — load the PEX netlist once, then run repeated corner/.measuresweeps.ngspice/xycebatch MCP (Tier-1) — one-shot analyses.- Wrapper / direct —
wrap-ngspice.sh/wrap-xyce.shthen direct (raw.lisconsumes context). Large Monte-Carlo on the extracted netlist via Bash + Xyce; read the summary file, not raw logs.
Re-validation / Fix-Request Mode
When invoked with a fix_request.id (after custom-layout or circuit-design serviced it): skip
constraint validation, re-run from post_layout_corner_sim (or the failing analysis) against
the named spec_or_metric + corner. If the spec now passes, do not open a new fix_request and
report PASS so the pipeline-orchestrator can advance. If it still fails, update the existing entry.
Loop-Back Rules
- post_layout_corner_sim FAIL (non-convergence) → pex_netlist_assembly (clean options) (max 2×) → escalate (failure_class: convergence)
- spec_reverification FAIL (parasitic-induced miss) → open fix_request → custom-layout (failure_class: spec_violation, route_to: custom-layout)
- spec_reverification FAIL (fundamental margin) → open fix_request → circuit-design (failure_class: spec_violation, route_to: circuit-design)
- margin_analysis FAIL (degradation over budget) → open fix_request (per cause, ×2)
- any loop exceeds its cap → escalate at the tape-out gate
What this file has done since we first saw it
Hashed on every crawl. A supply-chain change to an agent config is a question of when, not whether, so the history is kept rather than the latest state alone.
- 11d ago First seen · 180 lines · 84 tokens per session scan A 698f5b3ebb6d
post-layout-signoff-orchestrator is an agent published in the GitHub repository hdl-tools/analog-chip-design-agents (22 stars, last pushed 3mo ago), licensed MIT. It adds 84 tokens to every session and 2,382 once invoked, about $0.0004 per session on Opus 5. A static security scan graded it A with 0 findings. No closer match exists in the catalogue, so it is treated as the original; first seen 2026-08-30.
Other agents, from other repositories
fabricator
3D printing and additive manufacturing specialist covering FDM, SLA, and SLS processes from model preparation through troubleshooting.
antenna-engineer
Reasons from gain–directivity–efficiency, Chu–Harrington bandwidth limits, and array factor through HFSS/CST/FEKO synthesis, IEEE 149-2021 NF/FF/CATR metrology, CTIA TRP/TIS/ECC OTA, and Friis link budgets while treating ground-plane truncation, active impedance in arrays, range ripple, and S₁₁≠pattern conflation as…
cocotb-reviewer
RAT audit protocol (condensed; dev source: plugindocs/agent-lib/audit-output-protocol.md — plugin-internal, do NOT Read it at runtime).
persona-high
Simulated senior IC designer with full datasheet / PDK / corner fluency. Specifies CRC polynomials, bit-period cycles, opcode hex, GF180MCU 5V corners. Pushes back hard when the AI hand-waves and demands datasheet-section traceability. Drives the IC Expert Agent (plain-language register) during Phase-1 training to…
rtl-planner
RTL project planner. Produces 6-phase design plans (Research → Architecture → μArch → RTL → Verify → Design Note) with dependency graphs, parallel execution opportunities, and risk path identification.
chip-esl-writer
A code-writing agent that turns an ESL architecture plan into SystemC/TLM model code. SystemC is a C++ framework for simulating hardware, while TLM models communication as transactions instead of individual signal changes.