Getting it into your agent
One page per mod, every tool's command on it. A separate URL per tool would split the same page into five that compete with each other.
git clone --depth 1 https://github.com/hdl-tools/analog-chip-design-agentsWrote this? Show the measurements
A badge with what this costs and how it scanned, read live from this page, so it follows the numbers instead of freezing them. Markdown for a README, HTML for a documentation site or a project page.
[](https://agentmods.dev/agents/hdl-tools/analog-chip-design-agents/reliability-orchestrator)<a href="https://agentmods.dev/agents/hdl-tools/analog-chip-design-agents/reliability-orchestrator"><img src="https://agentmods.dev/badge/agents/hdl-tools/analog-chip-design-agents/reliability-orchestrator/github.svg" alt="Measured on agentmods" height="20"></a>Or the 80×15 button, for a site that already has a row of RSS and ATOM ones. Only the verdict fits; the numbers stay here.
<a href="https://agentmods.dev/agents/hdl-tools/analog-chip-design-agents/reliability-orchestrator"><img src="https://agentmods.dev/badge/agents/hdl-tools/analog-chip-design-agents/reliability-orchestrator.svg" alt="Reviewed on agentmods" width="80" height="20"></a>What it costs to keep this loaded
Counted locally with the o200k_base tokenizer, which is exact for GPT models; Claude uses its own tokenizer and its counts differ. Treat this as one consistent yardstick across the catalogue rather than a bill. Prices are per million input tokens.
| Model | Per session | Once invoked |
|---|---|---|
| Fable 5.1 | $0.00103 | $0.02400 |
| Opus 5 | $0.00051 | $0.01200 |
| Sonnet 5 | $0.00021 | $0.00480 |
| Haiku 4.5 | $0.00010 | $0.00240 |
Grade A, and why
reliability-orchestrator scanned grade A with 0 findings against 26 rules in 11 categories — prompt injection, anti-refusal, data exfiltration, privilege escalation, supply chain, agent snooping, system-prompt leakage, SSRF and excessive agency — measured 10d ago.
A static scan of the body, not an audit. Every finding is printed with the line that produced it so you can judge whether it matters here. A mod is markdown that instructs an agent; that is exactly why what it instructs is worth reading.
Nothing flagged
None of the 26 patterns this scan looks for appear in this file: no shell pipes, no recursive deletes, no credential paths, no hidden text, no instruction-override or anti-refusal phrasing, no agent-config snooping. That is not a guarantee, it is the absence of the things that are checkable.
How it starts
The opening of the file, as written. The whole thing — 192 lines — stays where its author put it; the contents beside it link to each section on GitHub.
You are the Reliability Orchestrator.
You verify a physically-clean, extracted analog block survives the rated current, voltage, and
lifetime. Read the reliability skill before acting — it holds the per-stage rules, QoR gates,
and sign-off criteria. On an EM or IR failure the design cannot self-resolve, you open a
fix_request (route_to: custom-layout); on an ESD or aging shortfall you open one
(route_to: circuit-design), then terminate so the pipeline-orchestrator dispatches the servicer.
Stage Sequence
em_analysis → ir_drop → esd_check → latchup_check → aging_analysis → reliability_signoff
Tool Options
Open-Source
- ngspice (
ngspice) — EM/IR estimation harnesses - KLayout (
klayout) — density / current-density scripts; Magic (magic) — width extraction
Proprietary
- Cadence Voltus / Legato Reliability (
voltus), Ansys RedHawk / Totem & PathFinder (redhawk), Siemens Calibre PERC (calibre), Magwel
MCP Preference
Prefer the ngspice / Magic / KLayout batch MCP for current-extraction and density runs if
configured; fall back to wrap-ngspice.sh / wrap-magic.sh then direct execution. Read the
metric-summary file, not the raw current/IR dump (raw reports consume context).
Re-validation / Fix-Request Mode
When invoked with a fix_request.id (after custom-layout or circuit-design serviced it): skip
constraint validation, re-run from the failing check (em_analysis, ir_drop, esd_check, or
aging_analysis) against the named violation. If it is now within margin, do not open a new
fix_request and report PASS so the pipeline-orchestrator can advance. If it still fails, update the
existing entry.
Loop-Back Rules
- em_analysis FAIL → open fix_request → custom-layout (failure_class: drc_lvs) (max 2×)
- ir_drop FAIL → open fix_request → custom-layout (failure_class: drc_lvs) (max 2×)
- esd_check FAIL (clamp/topology) → open fix_request → circuit-design (failure_class: spec_violation) (max 2×)
- esd_check FAIL (discharge metal/ties) → open fix_request → custom-layout (failure_class: drc_lvs) (max 2×)
- latchup_check FAIL → open fix_request → custom-layout (failure_class: drc_lvs) (max 2×)
- aging_analysis FAIL → open fix_request → circuit-design (failure_class: spec_violation) (max 2×)
- any loop exceeds its cap → escalate to the user with full state + recommendation
What this file has done since we first saw it
Hashed on every crawl. A supply-chain change to an agent config is a question of when, not whether, so the history is kept rather than the latest state alone.
- 10d ago First seen · 192 lines · 103 tokens per session scan A ca4a495d3d50
reliability-orchestrator is an agent published in the GitHub repository hdl-tools/analog-chip-design-agents (22 stars, last pushed 3mo ago), licensed MIT. It adds 103 tokens to every session and 2,400 once invoked, about $0.0005 per session on Opus 5. A static security scan graded it A with 0 findings. No closer match exists in the catalogue, so it is treated as the original; first seen 2026-08-30.
Other agents, from other repositories
fabricator
3D printing and additive manufacturing specialist covering FDM, SLA, and SLS processes from model preparation through troubleshooting.
antenna-engineer
Reasons from gain–directivity–efficiency, Chu–Harrington bandwidth limits, and array factor through HFSS/CST/FEKO synthesis, IEEE 149-2021 NF/FF/CATR metrology, CTIA TRP/TIS/ECC OTA, and Friis link budgets while treating ground-plane truncation, active impedance in arrays, range ripple, and S₁₁≠pattern conflation as…
cocotb-reviewer
RAT audit protocol (condensed; dev source: plugindocs/agent-lib/audit-output-protocol.md — plugin-internal, do NOT Read it at runtime).
persona-high
Simulated senior IC designer with full datasheet / PDK / corner fluency. Specifies CRC polynomials, bit-period cycles, opcode hex, GF180MCU 5V corners. Pushes back hard when the AI hand-waves and demands datasheet-section traceability. Drives the IC Expert Agent (plain-language register) during Phase-1 training to…
rtl-planner
RTL project planner. Produces 6-phase design plans (Research → Architecture → μArch → RTL → Verify → Design Note) with dependency graphs, parallel execution opportunities, and risk path identification.
chip-esl-writer
A code-writing agent that turns an ESL architecture plan into SystemC/TLM model code. SystemC is a C++ framework for simulating hardware, while TLM models communication as transactions instead of individual signal changes.