bjwanneng/veriflow-cc

VeriFlow-CC: A Claude Code-driven RTL design pipeline. Automates Chip-on-Chat from architecture to synthesis (iVerilog/Yosys) using a stateful, zero-dependency LLM orchestration skill. Features sub-agent nesting for code gen and behavioral-driven verification.

50Stars on the repository
2Mods indexed here, across every type
1mo agoLast push, which is what freshness is scored on
noneNo LICENSE: all rights reserved, so bodies are not copied

bjwanneng/veriflow-cc

Instructions file

Claude Code instructions for bjwanneng/veriflow-cc, covering claude.md, project: veriflow-cc, mandatory: plan before code, mandatory: tdd (test-driven development) and test location.

not rated 50 1mo ago A 1,972 tokens