Eriemon/verilog-generator

Agent skill for Verilog-2001 RTL generation and FPGA design workflows.

Open on GitHub

257Stars on the repository

1Mods indexed here, across every type

7d agoLast push, which is what freshness is scored on

Apache-2.0Licence, which decides whether bodies are shown

Sort Relevance Recently updated Fewest tokens Security grade Repo stars Stars this week Top rated 1 mods

readable-verilog-generator

Eriemon/verilog-generator

Skill Claude CodeCodex

Use when creating, writing, reviewing, annotating, repairing, refactoring, or validating readable Verilog RTL, including synthesizable Verilog-2001 .v files, existing-RTL analysis, semantic comment annotation, testbench scaffold planning, ASIC-quality review, local or remote Vivado/xsim validation, evidence-backed…

257 7d ago A 77 tokens original Apache-2.0