chip-impl-module-structure

chip-impl-module-structure is a skill for Claude Code from zhaixin244-wq/fnw. It costs 65 tokens per session (985 once invoked), scanned A, original, MIT.

A planning guide for organizing an RTL hardware module from microarchitecture documents. RTL is code that describes digital circuits, and microarchitecture documents specify how those circuits should be built.

In plain words
What is it for?
Use it to plan Verilog or SystemVerilog files, extract signal directions and widths, divide a hardware module into submodules, and verify the plan against the design document.
Why use it?
It turns design details into a checked port list, submodule breakdown, file list, and work-directory structure before implementation begins.

Skill for Claude Code

Written for Claude Code: installed under .claude/.

Good fit Use it to plan Verilog or SystemVerilog files, extract signal directions and widths, divide a hardware module into submodules, and verify the plan against the design document.

Compare 6 skills from other repositories ↓
Install with agentmods
npx agentmods add skills/zhaixin244-wq/fnw/chip-impl-module-structure
Install

Getting it into your agent

One page per mod, every tool's command on it. A separate URL per tool would split the same page into five that compete with each other.

Any agent
npx skills add zhaixin244-wq/fnw --skill chip-impl-module-structure
Clone the repo
git clone --depth 1 https://github.com/zhaixin244-wq/fnw

Made for: Claude Code.

Wrote this? Show the measurements

A badge with what this costs and how it scanned, read live from this page, so it follows the numbers instead of freezing them. Markdown for a README, HTML for a documentation site or a project page.

agentmods badge for chip-impl-module-structure

README.md
[![agentmods](https://agentmods.dev/badge/skills/zhaixin244-wq/fnw/chip-impl-module-structure/github.svg)](https://agentmods.dev/skills/zhaixin244-wq/fnw/chip-impl-module-structure)
Your own site
<a href="https://agentmods.dev/skills/zhaixin244-wq/fnw/chip-impl-module-structure"><img src="https://agentmods.dev/badge/skills/zhaixin244-wq/fnw/chip-impl-module-structure/github.svg" alt="Measured on agentmods" height="20"></a>

Or the 80×15 button, for a site that already has a row of RSS and ATOM ones. Only the verdict fits; the numbers stay here.

agentmods 80×15 button for chip-impl-module-structure

Your own site · 80×15
<a href="https://agentmods.dev/skills/zhaixin244-wq/fnw/chip-impl-module-structure"><img src="https://agentmods.dev/badge/skills/zhaixin244-wq/fnw/chip-impl-module-structure.svg" alt="Reviewed on agentmods" width="80" height="20"></a>
Per session 65 Skills are progressive disclosure: only the name and description are preloaded; the body loads when the skill is used.
When invoked 985 The whole file, excluding the scripts and references it only reads on demand.
Security scan A 0 findings. A grade says what 26 rules found in the file — not that it is safe.
Origin original No closer match found in the catalogue.
Token cost

What it costs to keep this loaded

Counted locally with the o200k_base tokenizer, which is exact for GPT models; Claude uses its own tokenizer and its counts differ. Treat this as one consistent yardstick across the catalogue rather than a bill. Prices are per million input tokens.

ModelPer sessionOnce invoked
Fable 5.1 $0.00065 $0.00985
Opus 5 $0.00032 $0.00492
Sonnet 5 $0.00013 $0.00197
Haiku 4.5 $0.00006 $0.00098

Measured 9d ago against content hash 0a21caa78cb3, method: parsed. Prices are Anthropic first-party input rates as of 2026-09-08, from the pricing page.

Security

Grade A, and why

chip-impl-module-structure scanned grade A with 0 findings against 26 rules in 11 categories — prompt injection, anti-refusal, data exfiltration, privilege escalation, supply chain, agent snooping, system-prompt leakage, SSRF and excessive agency — measured 9d ago.

A static scan of the body, not an audit. Every finding is printed with the line that produced it so you can judge whether it matters here. A mod is markdown that instructs an agent; that is exactly why what it instructs is worth reading.

Nothing flagged

None of the 26 patterns this scan looks for appear in this file: no shell pipes, no recursive deletes, no credential paths, no hidden text, no instruction-override or anti-refusal phrasing, no agent-config snooping. That is not a guarantee, it is the absence of the things that are checkable.

.claude/skills/chip-impl-module-structure/SKILL.md · 82 lines

What it actually says

模块结构规划 Skill

任务

从微架构文档提取结构信息,规划 RTL 实现所需的端口、子模块、文件清单。

输入

  • microarch_doc: 微架构文档路径
  • cbb_docs: CBB 文档(来自 RAG 检索)

执行步骤

  1. Glob 搜索 {module}_work/ds/doc/ua/*.md 获取微架构文档列表。若文件不存在,暂停并提示用户
  2. 从微架构 §4.1 提取端口列表(信号名/方向/位宽/类型/时钟域/复位值)
  3. 从微架构 §5 确定子模块实例化列表
  4. 确定文件清单:.v / _sva.sv / _intf.sv / .sdc / _tb.v
  5. 创建工作目录结构 {module}_work/
  6. 验证端口与微架构 §4.1 一致性

输出

  • port_list: 端口列表(信号名/方向/位宽/类型)
  • submodule_list: 子模块列表(模块名/功能/依赖)
  • file_list: 文件清单
  • work_dir: 工作目录路径

工作目录结构

{module}_work/
├── rtl/           — RTL 源码
├── syn/           — SDC + Makefile
├── ds/
│   ├── doc/       — CBB 清单
│   ├── run/       — 运行脚本
│   └── report/    — Lint/综合报告

Gate

端口列表必须与微架构 §4.1 完全一致。

架构冻结

本 Skill 不涉及架构决策,仅从微架构提取结构信息。

Metrics

执行完成后记录到 {work_dir}/ds/report/metrics/module_structure.json

{"stage_id": "module_structure", "duration_ms": 0, "iteration_count": 1}

使用示例

示例 1

  • 用户:「根据 data_adpt 微架构文档规划模块结构」
  • 行为:读取微架构 §4.1 提取端口列表,§5 确定子模块实例化,生成文件清单(.v/_sva.sv/_intf.sv/.sdc/_tb.v),创建工作目录

示例 2

  • 用户:「buf_mgr 有几个子模块,帮我列出端口和文件清单」
  • 行为:从微架构文档提取各子模块端口(信号名/方向/位宽/类型),确认子模块依赖关系,输出 port_listsubmodule_listfile_list

异常处理

场景 触发条件 处理动作
微架构端口列表缺失 §4.1 无端口表格 暂停,提示用户补充微架构端口定义
子模块定义不完整 §5 无子模块实例化列表 暂停,提示用户补充子模块设计
工作目录创建失败 路径权限或磁盘问题 提示用户检查路径权限
端口与微架构不一致 提取结果与 §4.1 矛盾 以微架构为准,标注差异项

检查点

检查前

  • 确认微架构文档路径有效且包含 §4.1 和 §5
  • 确认目标工作目录可写

检查后

  • 确认 port_list 与微架构 §4.1 完全一致
  • 确认 submodule_list 包含所有子模块
  • 确认工作目录 {module}_work/ 已创建且结构正确
  • 确认 metrics 已写入 {work_dir}/ds/report/metrics/module_structure.json
Changes

What this file has done since we first saw it

Hashed on every crawl. A supply-chain change to an agent config is a question of when, not whether, so the history is kept rather than the latest state alone.

  1. 9d ago First seen · 82 lines · 65 tokens per session scan A 0a21caa78cb3

Subscribe to this mod's changes

chip-impl-module-structure is a skill published in the GitHub repository zhaixin244-wq/fnw (28 stars, last pushed 3mo ago), licensed MIT. It adds 65 tokens to every session and 985 once invoked, about $0.0003 per session on Opus 5. A static security scan graded it A with 0 findings. No closer match exists in the catalogue, so it is treated as the original; first seen 2026-08-30.

Related

Other skills, from other repositories

gke-compute-classes

Configures, optimizes, and troubleshoots GKE ComputeClasses. Use when configuring Spot VMs with on-demand fallback, targeting specific accelerators (GPUs/TPUs) or machine families, restricting ComputeClass access, or debugging pending pods related to node pool auto-creation. Do not use for cluster-level Node Auto…

google/skills · 83 tokens

jetson-diagnostic

Read-only Jetson health snapshot for identity, memory, GPU, thermal, power, storage, services, and top processes.

NVIDIA/skills · 30 tokens

doca-socket-relay

Use this skill when the operator is driving the DOCA Socket Relay to bridge a socket-oriented host application onto a BlueField DPU peer without rewriting it — picking the deployment shape (in-process, sidecar, or BlueField service container), configuring the host-side socket and the DPU-side forwarding endpoint…

NVIDIA/skills · 236 tokens

offensive-z-wave

Z-Wave attack methodology — sniffing with Z-Force / EZ-Wave / RTL-SDR + ZniffMobile, S0 (legacy) network-key derivation flaw and key reuse, S2 (modern) ECDH commissioning analysis, replay/injection on unauthenticated nodes, default-key brute-force on test deployments, and home-automation hub pivots. Use when targeting…

SnailSploit/Claude-Red · 113 tokens

hsb-flash

Flash the FPGA on an HSB board connected to an NVIDIA devkit. Supports HSB Lattice boards (FPGA versions 2407, 2412, 2507, 2510) and Leopard Imaging VB1940 "all-in-one" cameras (FPGA versions 2507, 2510). Uses release-specific YAML manifests and board-type-specific program commands. Lattice and VB1940 commands must…

NVIDIA/skills · 94 tokens

jetson-validate-image

Use after jetson-flash-image to run static BSP checks, on-target smoke/regression tests on a flashed DUT, or both. Not for build or flash steps. Triggers: validate bsp, on-target validation.

NVIDIA/skills · 50 tokens