chipweaver/veripower

An open-source agent flow from natural language spec through Verilog RTL and UVM verification to front-end signoff on commercial EDA tools

8Stars on the repository

17Mods indexed here, across every type

todayLast push, which is what freshness is scored on

MITLicence, which decides whether bodies are shown

Plugin Claude Code

AI-assisted IC design flow skills — specification, RTL, lint/CDC, simulation, synthesis, timing analysis, and signoff.

not rated 8 changed today A tokens not measured original MIT