bjwanneng/veriflow-cc

VeriFlow-CC: A Claude Code-driven RTL design pipeline. Automates Chip-on-Chat from architecture to synthesis (iVerilog/Yosys) using a stateful, zero-dependency LLM orchestration skill. Features sub-agent nesting for code gen and behavioral-driven verification.

50Stars on the repository

2Mods indexed here, across every type

1mo agoLast push, which is what freshness is scored on

Sort Relevance Recently updated Fewest tokens Security grade Repo stars Stars this week Top rated 1 mods

vf-rtl

bjwanneng/veriflow-cc

Skill Claude CodeCodex

Use this skill to start or resume the VeriFlow RTL hardware design pipeline (architect to synth). Trigger this when the user asks to "run the RTL flow", "design hardware", or "start the pipeline". Pass the project directory path as the argument. Optional: append --benchmark to auto-generate a benchmark report after…

not rated 50 1mo ago B 0 tokens