Getting it into your agent
One page per mod, every tool's command on it. A separate URL per tool would split the same page into five that compete with each other.
npx skills add bjwanneng/veriflow-cc --skill vf-rtlgit clone --depth 1 https://github.com/bjwanneng/veriflow-ccWrote this? Show the measurements
A badge with what this costs and how it scanned, read live from this page, so it follows the numbers instead of freezing them. Markdown for a README, HTML for a documentation site or a project page.
[](https://agentmods.dev/skills/bjwanneng/veriflow-cc/vf-rtl)<a href="https://agentmods.dev/skills/bjwanneng/veriflow-cc/vf-rtl"><img src="https://agentmods.dev/badge/skills/bjwanneng/veriflow-cc/vf-rtl/github.svg" alt="Measured on agentmods" height="20"></a>Or the 80×15 button, for a site that already has a row of RSS and ATOM ones. Only the verdict fits; the numbers stay here.
<a href="https://agentmods.dev/skills/bjwanneng/veriflow-cc/vf-rtl"><img src="https://agentmods.dev/badge/skills/bjwanneng/veriflow-cc/vf-rtl.svg" alt="Reviewed on agentmods" width="80" height="20"></a>What it costs to keep this loaded
Counted locally with the o200k_base tokenizer, which is exact for GPT models; Claude uses its own tokenizer and its counts differ. Treat this as one consistent yardstick across the catalogue rather than a bill. Prices are per million input tokens.
| Model | Per session | Once invoked |
|---|---|---|
| Fable 5.1 | $0.00000 | $0.03059 |
| Opus 5 | $0.00000 | $0.01529 |
| Sonnet 5 | $0.00000 | $0.00612 |
| Haiku 4.5 | $0.00000 | $0.00306 |
Grade B, and why
vf-rtl scanned grade B with 1 finding against 26 rules in 11 categories — prompt injection, anti-refusal, data exfiltration, privilege escalation, supply chain, agent snooping, system-prompt leakage, SSRF and excessive agency — measured 11d ago.
A static scan of the body, not an audit. Every finding is printed with the line that produced it so you can judge whether it matters here. A mod is markdown that instructs an agent; that is exactly why what it instructs is worth reading.
Reads agent configuration directoriesmediumAgent snooping
.claude/, .codex/, .gemini/ hold keys, settings and other credentials a mod has no legitimate need for.
> `~/.claude/settings.json` setting `skipDangerousModePermissionPrompt: true`). The source is not reproduced here
No licence file
A repository with no LICENSE is all rights reserved by default, so the body is not copied here. The metadata, the measurements and the link are.
What ships with it
41 files beside SKILL.md in the same directory: the scripts, references and assets a skill reads on demand. Not counted in the per-session cost; read them before you install if any of them is executable.
- analysis/bug_pattern_match.py 27 KB runs code
- analysis/corner_case_generator.py 5.0 KB runs code
- analysis/coverage_analyzer.py 5.3 KB runs code
- analysis/design_graph.py 8.9 KB runs code
- analysis/expected_trace_gen.py 12 KB runs code
- analysis/timing_contract_checker.py 25 KB runs code
- analysis/timing_diagnostic.py 20 KB runs code
- analysis/vcd2table.py 30 KB runs code
- bug_patterns.md 23 KB
- coding_style.md 9.4 KB
- core/init.py 14 KB runs code
- core/rtl_utils.py 6.0 KB runs code
- core/state.py 37 KB runs code
- design_rules.md 2.9 KB
- error_recovery.md 7.0 KB
- kb/knowledge_base.py 12 KB runs code
- kb/reference_kb.py 5.6 KB runs code
- kb/self_improve.py 24 KB runs code
- references/arbiter_round_robin.v 1.4 KB
- references/counter.v 545 B
- references/fifo.v 1.3 KB
- references/fsm_moore.v 847 B
- references/handshake_valid_ready.v 1.1 KB
- references/pipeline_aligner.v 760 B
- runners/benchmark_runner.py 23 KB runs code
- runners/cocotb_runner.py 26 KB runs code
- runners/iverilog_runner.py 26 KB runs code
- runners/yosys_equiv.py 14 KB runs code
- SELF_IMPROVE.md 3.8 KB
- SKILL_INDEX.md 5.5 KB
- stage1_spec_golden.md 6.1 KB
- stage2_codegen.md 5.9 KB
- stage3_verify_fix.md 17 KB
- stage4_lint_synth.md 6.3 KB
- templates/cocotb_template.py 42 KB runs code
- templates/golden_model_template.py 8.7 KB runs code
- templates/spec_template.json 8.5 KB
- templates/tb_integration_template.v 12 KB
- verify/candidate_selector.py 6.4 KB runs code
- verify/formal_prove.py 9.3 KB runs code
- verify/synth_score.py 4.4 KB runs code
What this file has done since we first saw it
Hashed on every crawl. A supply-chain change to an agent config is a question of when, not whether, so the history is kept rather than the latest state alone.
- 11d ago First seen · 250 lines · 0 tokens per session scan B 12dd0674853d
vf-rtl is a skill published in the GitHub repository bjwanneng/veriflow-cc (50 stars, last pushed 1mo ago), with no licence file. It costs nothing until one of its globs matches a file; then it loads 3,059 tokens. A static security scan graded it B with 1 finding (reads agent configuration directories). No closer match exists in the catalogue, so it is treated as the original; first seen 2026-08-30.
Other skills, from other repositories
qector-hardware-engineer
Physical-layer quantum circuits, detector-error-model preparation, qLDPC reasoning, and honest target-device hardware reporting for QECTOR. The bundled library MCP server is app-free; the companion bench server adds DEM inspection, DEM collapse, code-family introspection, and hardware probes (all Provisional).…
recursive-decomposition
Handle tasks that exceed the context window by decomposing them: size and filter the input, chunk it, run recursive sub-agents on independent parts, verify on small windows, and synthesise programmatically, following the Recursive Language Models (RLM) research by Zhang, Kraska and Khattab (2025). Use when a task…
simulation-plan
Use when generating or evolving the verification plan, scaffold specification, testpoints, and power scenarios for a module; not for materializing UVM TB or running EDA tools.
design-flow
Use when progressing IC design through stages, checking module status, or routing rework decisions; not for single-stage execution or artifact authoring.
power-analysis
Use when running gate-level power simulation + PT-PX averaged power analysis (SAIF flow) for PPA gating; not for RTL functional simulation, static timing, or time-resolved waveforms.
rtl-design
Use when writing or modifying Verilog/SystemVerilog RTL, or recording each child's file layout and constraint annotations; not for verification, lint, or synthesis.