Borrowing it
Nothing to install: this file belongs to oaslananka/kicad-mcp-pro. Take a copy, put it at the same path in your own repository, and replace the rules that are about this project with yours.
curl -O https://raw.githubusercontent.com/oaslananka/kicad-mcp-pro/main/.opencode/skills/drc-check/SKILL.mdgit clone --depth 1 https://github.com/oaslananka/kicad-mcp-proWrote this? Show the measurements
A badge with what this costs and how it scanned, read live from this page, so it follows the numbers instead of freezing them. Markdown for a README, HTML for a documentation site or a project page.
[](https://agentmods.dev/skills/oaslananka/kicad-mcp-pro/drc-check)<a href="https://agentmods.dev/skills/oaslananka/kicad-mcp-pro/drc-check"><img src="https://agentmods.dev/badge/skills/oaslananka/kicad-mcp-pro/drc-check/github.svg" alt="Measured on agentmods" height="20"></a>Or the 80×15 button, for a site that already has a row of RSS and ATOM ones. Only the verdict fits; the numbers stay here.
<a href="https://agentmods.dev/skills/oaslananka/kicad-mcp-pro/drc-check"><img src="https://agentmods.dev/badge/skills/oaslananka/kicad-mcp-pro/drc-check.svg" alt="Reviewed on agentmods" width="80" height="20"></a>- NVIDIA SkillSpector pass
What it costs to keep this loaded
Counted locally with the o200k_base tokenizer, which is exact for GPT models; Claude uses its own tokenizer and its counts differ. Treat this as one consistent yardstick across the catalogue rather than a bill. Prices are per million input tokens.
| Model | Per session | Once invoked |
|---|---|---|
| Fable 5.1 | $0.00026 | $0.01020 |
| Opus 5 | $0.00013 | $0.00510 |
| Sonnet 5 | $0.00005 | $0.00204 |
| Haiku 4.5 | $0.00003 | $0.00102 |
Grade A, and why
drc-check scanned grade A with 0 findings against 26 rules in 11 categories — prompt injection, anti-refusal, data exfiltration, privilege escalation, supply chain, agent snooping, system-prompt leakage, SSRF and excessive agency — measured 11d ago.
A static scan of the body, not an audit. Every finding is printed with the line that produced it so you can judge whether it matters here. A mod is markdown that instructs an agent; that is exactly why what it instructs is worth reading.
Nothing flagged
None of the 26 patterns this scan looks for appear in this file: no shell pipes, no recursive deletes, no credential paths, no hidden text, no instruction-override or anti-refusal phrasing, no agent-config snooping. That is not a guarantee, it is the absence of the things that are checkable.
How it starts
The opening of the file, as written. The whole thing — 153 lines — stays where its author put it; the contents beside it link to each section on GitHub.
DRC Check Skill
Use this skill when an AI agent is asked to run, interpret, triage, or revalidate KiCad ERC/DRC results through KiCad MCP Pro.
This skill is specific to oaslananka/kicad-mcp-pro and should be kept synchronized with docs/tools-reference.generated.md.
When to use
Use this skill for:
- Schematic ERC review
- PCB DRC review
- DRC rule inspection and custom rule checks
- Unconnected net triage
- Courtyard and silk-to-pad violation triage
- Waiver/exclusion review
- Revalidation after an edit
Do not use this skill to hide, auto-waive, or normalize violations without explicit engineering rationale.
Required context
Collect:
- Active project path and KiCad version from
kicad_get_project_info - Board and schematic files
- Target gate: ERC, DRC, project gate, release gate, or revalidation loop
- Manufacturer or design-rule constraints, if relevant
- Existing waivers/exclusions, if any
Primary MCP tools
Setup and discovery
kicad_get_project_infokicad_get_versionkicad_helpkicad_get_tools_in_category
ERC and schematic checks
run_ercerc_list_rulesschematic_quality_gateschematic_connectivity_gateschematic_design_rule_checksch_check_power_flagssch_get_net_namessch_get_symbols
DRC and board checks
run_drcdrc_list_rulesdrc_check_rule_conflictsdrc_list_exclusionsdrc_validate_exclusionsget_unconnected_netsget_courtyard_violationsget_silk_to_pad_violationspcb_quality_gatepcb_transfer_quality_gatepcb_stackup_consistency_gate
Controlled rule/exclusion operations
Use these only when explicitly requested and when the rationale is documented.
drc_add_exclusiondrc_remove_exclusiondrc_rule_createdrc_rule_deletedrc_rule_enabledrc_export_ruleserc_set_rule_severityerc_reset_rules
Project-level validation
project_quality_gateproject_quality_gate_reportproject_full_validation_loopproject_revalidate_after_editproject_gate_trend
What this file has done since we first saw it
Hashed on every crawl. A supply-chain change to an agent config is a question of when, not whether, so the history is kept rather than the latest state alone.
- 11d ago First seen · 153 lines · 26 tokens per session scan A cb301dabffc8
drc-check is a skill published in the GitHub repository oaslananka/kicad-mcp-pro (83 stars, last pushed today), licensed MIT. It adds 26 tokens to every session and 1,020 once invoked, about $0.0001 per session on Opus 5. A static security scan graded it A with 0 findings. No closer match exists in the catalogue, so it is treated as the original; first seen 2026-08-30.
Other skills, from other repositories
jlcpcb-headstage-pcb
A project-specific guide for reviewing and improving printed-circuit-board designs made for JLCPCB's electronics-manufacturing service. It also covers manufacturing files such as Gerbers and drill files.
loop2converge
The closed convergence loop for ANY benchmark subject — open-benchmark Evaluation, benchmark IC (doc→GDS), or IP-cell (doc→LEF/GDS). RUN the canonical front door, CLASSIFY every FAIL as flow / gate / tool, CONVERGE it by fixing the layer that owns it, PROVE the fix in the plugin cache against the real artefacts BEFORE…
phase1-coverage-loop
Closed-loop field-agent for Phase 1 coverage. Rotates through a benchmark IC folder (e.g. 2ndbanchmark/) running /vibe-ic-phase1 on each IC's README/prompt, measures input→L1-L27 token completeness with phase1inputvsgeneratedcompletenesscheck, and files chip-AGNOSTIC plugin backlog issues for systematic ingester gaps.…
formal-verify
Run formal property verification (FPV) on RTL by driving model-checkers such as SymbiYosys, Jasper, or VC Formal. Use when the user says "prove this", "formal verify", "model check", "run sby", or has SVA properties from assertion-gen that need to be proven or bounded.
phase2-rtl-verify
After designoneshotrunner emits RTL + SOF + reference TB PASS, AI spot-checks RTL quality and L9-contract conformance. Triggers when /vibe-ic-phase2 / /vibe-ic-phase2 returns PASS, or on phrases like "review the RTL", "check RTL quality", "verify phase 2 output".
scope-pattern-attestation
Layer-3 hardware attestation — talk to an oscilloscope via SCPI to verify behavioral patterns (or absence of patterns) on real silicon IO. Use when sim and static RTL checkers can both pass but you need to confirm the actual hardware doesn't exhibit a forbidden timing pattern (e.g. periodic wake pulses that should…