Getting it into your agent
It runs from inside its repository, so the clone comes first — what it calls does not travel with the file alone.
git clone --depth 1 https://github.com/vibeic/vibe-icnpx agentmods add skills/vibeic/vibe-ic/analog-output-verifyWrote this? Show the measurements
A badge with what this costs and how it scanned, read live from this page, so it follows the numbers instead of freezing them. Markdown for a README, HTML for a documentation site or a project page.
[](https://agentmods.dev/skills/vibeic/vibe-ic/analog-output-verify)<a href="https://agentmods.dev/skills/vibeic/vibe-ic/analog-output-verify"><img src="https://agentmods.dev/badge/skills/vibeic/vibe-ic/analog-output-verify/github.svg" alt="Measured on agentmods" height="20"></a>Or the 80×15 button, for a site that already has a row of RSS and ATOM ones. Only the verdict fits; the numbers stay here.
<a href="https://agentmods.dev/skills/vibeic/vibe-ic/analog-output-verify"><img src="https://agentmods.dev/badge/skills/vibeic/vibe-ic/analog-output-verify.svg" alt="Reviewed on agentmods" width="80" height="20"></a>- NVIDIA SkillSpector pass
What it costs to keep this loaded
Counted locally with the o200k_base tokenizer, which is exact for GPT models; Claude uses its own tokenizer and its counts differ. Treat this as one consistent yardstick across the catalogue rather than a bill. Prices are per million input tokens.
| Model | Per session | Once invoked |
|---|---|---|
| Fable 5.1 | $0.00067 | $0.01755 |
| Opus 5 | $0.00034 | $0.00877 |
| Sonnet 5 | $0.00013 | $0.00351 |
| Haiku 4.5 | $0.00007 | $0.00176 |
Grade A, and why
analog-output-verify scanned grade A with 0 findings against 26 rules in 11 categories — prompt injection, anti-refusal, data exfiltration, privilege escalation, supply chain, agent snooping, system-prompt leakage, SSRF and excessive agency — measured 11d ago.
A static scan of the body, not an audit. Every finding is printed with the line that produced it so you can judge whether it matters here. A mod is markdown that instructs an agent; that is exactly why what it instructs is worth reading.
Nothing flagged
None of the 26 patterns this scan looks for appear in this file: no shell pipes, no recursive deletes, no credential paths, no hidden text, no instruction-override or anti-refusal phrasing, no agent-config snooping. That is not a guarantee, it is the absence of the things that are checkable.
How it starts
The opening of the file, as written. The whole thing — 115 lines — stays where its author put it; the contents beside it link to each section on GitHub.
Analog Output Verification
Purpose: analog runner is a thin chain marking each A1..A9 as PASS / WAIVED. WAIVED means human / domain skill needed. Even PASS steps need verification — analog correctness is rarely binary.
v1.6.14 Wave 90 — step renumber. Pre-release decimal/sub-step ids were integerised; the analog track is now A1-A9 (A1-A5 unchanged, per-block PV is A6, Resim/Hardmacro/Cosim are A7/A8/A9).
Verification checklist
For each analog block in <project>/analog/<block>/:
Run the deterministic gates first, then apply the AI judgment below. Every fixed threshold / file-existence / structural rule on this track is enforced by a program — do not re-assert them by eye:
| Step | Gate | Enforces |
|---|---|---|
| A3 | programs/analog_a3_netlist_gen_check.py + programs/analog_netlist_pdk_check.py |
.sp substance (.subckt, size), PDK model/body/device-name compliance |
| A4 | programs/analog_a4_corner_sweep_check.py + programs/analog_corner_sweep_check.py |
anti-stub + simulator/netlist provenance + worst-corner margin + design_content disclosure; the reachable 9-corner floor (3 process × 3 temp) |
| A5 | programs/analog_a5_layout_check.py |
layout.mag/<block>.gds exists with real placed geometry, for EVERY declared block (partial coverage → INCOMPLETE, never PASS). DRC/LVS sign-off is A6's verdict, not A5's: those flags are A6's declared outputs and A6 declares blocks_on: [A5], so requiring them here was a dependency cycle that made A5 red on every correct single-pass run. A6 enforces the same rules over richer evidence. |
| A6 | programs/analog_per_block_pv_completeness_check.py + programs/analog_a6_block_pv_check.py |
full per-block deliverable set + DRC=0 / LVS=match evidence |
| A7 | programs/analog_pre_vs_post_layout_check.py (+ analog_a7_post_layout_resim_check.py) |
post-vs-pre degradation bands (≤20% INFO / >20% WARN / >30% FAIL) |
| A8 | programs/analog_a8_hardmacro_gen_check.py + programs/analog_hardmacro_check.py |
LEF+lib+GDS+Verilog present & non-stub |
| A8 outline | programs/analog_lef_gds_outline_check.py |
LEF SIZE w BY h ; matches the GDS bounding box (the "LEF matches GDS outline" + "cross-check LEF outline vs A5 extents" spot-check, now a numeric gate; honest FAIL on mismatch / missing-half / garbage GDS) |
| A9 | programs/analog_hw_spice_correlation_check.py |
HW-vs-SPICE error bands (<5% PASS / 5-15% WARN / >15% FAIL) |
What ships with it
2 files beside SKILL.md in the same directory: the scripts, references and assets a skill reads on demand. Not counted in the per-session cost; read them before you install if any of them is executable.
What this file has done since we first saw it
Hashed on every crawl. A supply-chain change to an agent config is a question of when, not whether, so the history is kept rather than the latest state alone.
- 11d ago First seen · 115 lines · 67 tokens per session scan A 21f5d5a566ca
analog-output-verify is a skill published in the GitHub repository vibeic/vibe-ic (23 stars, last pushed today), licensed Apache-2.0. It adds 67 tokens to every session and 1,755 once invoked, about $0.0003 per session on Opus 5. A static security scan graded it A with 0 findings. No closer match exists in the catalogue, so it is treated as the original; first seen 2026-08-30.
Other skills, from other repositories
analog-verify
Pre-simulation review and Spectre simulation verification for analog circuits. Reviews circuit netlist and testbench, runs simulation, produces margin report. Use after analog-design completes a netlist.
boardrepo
Read and review real PCB projects on BoardRepo. Search published hardware designs, open a board's schematic connectivity, bill of materials and files, run KiCad's DRC and ERC, and check a design against a fabrication house's limits. Use whenever the user names a BoardRepo board or URL, asks to find a published board…
analog-netlist-crawl
Crawl and analyze post-layout parasitic netlists without running SPICE. Answers "what's the effective resistance from node A to node B across this massive R mesh?", "inside the VREFN mesh, which device pins are electrically farthest apart?", "which nets have the worst coupling?", "where does settling bottleneck?" — by…
analog-design
Transistor-level circuit design for one analog sub-block. Produces Spectre netlist with hand-calculation rationale. Use when designing a specific circuit block after architecture is defined.
analog-pipeline
MANDATORY — MUST load this skill when the user mentions: OTA, ADC, PLL, comparator, bandgap, LDO, amplifier, opamp, or any analog/mixed-signal IC design task. Full analog design pipeline: spec -> architecture -> design -> verify -> deliver. Orchestrates analog-decompose, analog-behavioral, analog-design…
analog-audit
Audit analog circuit netlists for correctness, quality, and risks. Supports both pre-layout (schematic) and post-layout (extracted) netlists. Post-layout mode filters massive parasitic netlists before auditing. Works without EDA. TRIGGER on: "audit", "review netlist", "check this circuit", "design review"…