Getting it into your agent
One page per mod, every tool's command on it. A separate URL per tool would split the same page into five that compete with each other.
npx skills add mapleleavessssssss-wq/vivado-mcp --skill vivado-cdc-auditgit clone --depth 1 https://github.com/mapleleavessssssss-wq/vivado-mcpWrote this? Show the measurements
A badge with what this costs and how it scanned, read live from this page, so it follows the numbers instead of freezing them. Markdown for a README, HTML for a documentation site or a project page.
[](https://agentmods.dev/skills/mapleleavessssssss-wq/vivado-mcp/vivado-cdc-audit)<a href="https://agentmods.dev/skills/mapleleavessssssss-wq/vivado-mcp/vivado-cdc-audit"><img src="https://agentmods.dev/badge/skills/mapleleavessssssss-wq/vivado-mcp/vivado-cdc-audit/github.svg" alt="Measured on agentmods" height="20"></a>Or the 80×15 button, for a site that already has a row of RSS and ATOM ones. Only the verdict fits; the numbers stay here.
<a href="https://agentmods.dev/skills/mapleleavessssssss-wq/vivado-mcp/vivado-cdc-audit"><img src="https://agentmods.dev/badge/skills/mapleleavessssssss-wq/vivado-mcp/vivado-cdc-audit.svg" alt="Reviewed on agentmods" width="80" height="20"></a>What it costs to keep this loaded
Counted locally with the o200k_base tokenizer, which is exact for GPT models; Claude uses its own tokenizer and its counts differ. Treat this as one consistent yardstick across the catalogue rather than a bill. Prices are per million input tokens.
| Model | Per session | Once invoked |
|---|---|---|
| Fable 5.1 | $0.00058 | $0.01055 |
| Opus 5.5 | $0.00023 | $0.00422 |
| Sonnet 5.5 | $0.00012 | $0.00211 |
| Haiku 4.5 | $0.00006 | $0.00105 |
Grade A, and why
vivado-cdc-audit scanned grade A with 0 findings against 26 rules in 11 categories — prompt injection, anti-refusal, data exfiltration, privilege escalation, supply chain, agent snooping, system-prompt leakage, SSRF and excessive agency — measured 23d ago.
A static scan of the body, not an audit. Every finding is printed with the line that produced it so you can judge whether it matters here. A mod is markdown that instructs an agent; that is exactly why what it instructs is worth reading.
Nothing flagged
None of the 26 patterns this scan looks for appear in this file: no shell pipes, no recursive deletes, no credential paths, no hidden text, no instruction-override or anti-refusal phrasing, no agent-config snooping. That is not a guarantee, it is the absence of the things that are checkable.
What it actually says
Vivado CDC 审查
可用入口:get_cdc_report、get_project_info、get_timing_report、get_critical_warnings、run_tcl、safe_tcl。
已有报告时先离线分析,不为了读报告启动工程或构建。现场报告需要在选定会话中打开综合或实现后的设计。CDC 分析关注同步结构;STA 通过不能证明跨域传输正确。
获取当前证据
get_cdc_report(report_file="/work/reports/cdc.rpt", max_details=100)
get_cdc_report(session_id="design", max_details=100)
文件应是完整的 report_cdc -details 文本。检查 parse_status、provenance、summary、clock_pairs 和 details_truncated。摘要与逐路径明细不能相加;reported_checks 是报告检查条目数,合并的总线条目不能当作每一位端点。读取时间不等于生成时间;工具不自动保存报告或证明其对应当前 RTL/XDC。
现场用 get_project_info 核对设计和阶段,补充时钟与例外:
run_tcl(command="report_clocks -return_string", session_id="design")
run_tcl(command="report_clock_interaction -return_string", session_id="design")
run_tcl(command="report_exceptions -return_string", session_id="design")
将预期的 primary/generated clocks 与实际报告逐一对应。空报告、无跨域路径、缺时钟或只出现一种时钟都不能单独证明 CDC 干净;无时钟时工具也可能打印 “All paths are Safely Timed.”。相关时钟仍需核对具体路径,不能只凭“同源”跳过。
根据结构与协议定位
按 source clock → destination clock → 端点列出严重项,记录报告规则 ID、宽度、协议意图和同步结构。缺明细时补完整报告或查询目标设计,不能从汇总数量推测线路。
- 单 bit 电平检查同步级数及 ASYNC_REG;窄脉冲需确认目的时钟能采到,必要时用握手或脉冲传输结构。
- 总线、FIFO 指针或计数器核对 Gray 编码、稳定窗口或握手。每位各自双触发器不能保证总线一致性。
- 异步复位核对各目的域的同步释放;多个独立同步信号重汇合时检查是否在不同周期到达。
- IP 内部 crossing 结合具体参数与自带约束核对,不凭 IP 名称直接忽略告警。
用户要求修复时继续完成范围内有证据支持的 RTL/XDC 修改;只要求审查时交付发现与方案。一次处理一种根因,保持功能、接口和频率。同步器不足先修结构,约束不会增加同步硬件。
核对约束实际生效
不用 false path 或 waiver 隐藏真实 crossing。例外需提供协议假设、精确端点和影响范围,沿用已有授权;假设不清楚时继续独立调查。默认 CDC 报告可能隐藏已 waiver 项,须另行核对 waiver 与时钟覆盖。
set_clock_groups 优先级高于 set_max_delay -datapath_only,不能重叠使用后声称最大延迟仍有效;尤其检查 XPM/IP 自带约束是否被广泛例外覆盖。set_bus_skew 是独立的路径间约束,需单独取得 report_bus_skew,不能凭 timing summary 或 CDC 数量声称满足。
复测与交付
修改后重跑受影响阶段,重新读取同一组 CDC、clock interaction、exceptions 和 timing 报告;签核需补 post-route、DRC、methodology、约束覆盖及适用 bus-skew 证据。严重项减少时确认原对象仍被覆盖,没有新增隐藏路径。
交付来源与阶段、时钟对/端点、结构与协议证据、变更、复测差异、剩余严重项和未验证内容。verdict.signoff=false 表示本工具不授予完整签核;零严重项也不等于板上可靠。达到请求目标即停止;连续两轮无改善则保留当前证据并重新归因。
What this file has done since we first saw it
Hashed on every crawl. A supply-chain change to an agent config is a question of when, not whether, so the history is kept rather than the latest state alone.
- 23d ago First seen · 53 lines · 58 tokens per session scan A 3aae77898908
vivado-cdc-audit is a skill published in the GitHub repository mapleleavessssssss-wq/vivado-mcp (157 stars, last pushed 24d ago), licensed Apache-2.0. It adds 58 tokens to every session and 1,055 once invoked, about $0.0002 per session on Opus 5.5. A static security scan graded it A with 0 findings. No closer match exists in the catalogue, so it is treated as the original; first seen 2026-09-23.
Other skills, from other repositories
readable-verilog-generator
Use when creating, writing, reviewing, annotating, repairing, refactoring, or validating readable Verilog RTL, including synthesizable Verilog-2001 .v files, existing-RTL analysis, semantic comment annotation, testbench scaffold planning, ASIC-quality review, local or remote Vivado/xsim validation, evidence-backed…
drc-fix
Diagnose and fix Design Rule Check (DRC) violations in a layout or GDS. Use when the user says "fix DRC", "DRC clean", "resolve spacing errors", "my layout fails DRC", or shares a DRC report from Calibre, Klayout, or Magic.
hw-debug-loop
Closed-loop hardware debug methodology for half-duplex protocol ICs when BFM passes but real-silicon connecttest FAILs (Category B/C from the A/B/C extraction-gap analysis). Use after spec-to-rtl + flowcompliancecheck have all PASSed, the SOF has been burned to FPGA, and the host-side acceptance test (e.g.…
lvs-triage
Triage Layout-vs-Schematic (LVS) mismatches — missing connections, short/open nets, device parameter mismatches, unmatched instances. Use when the user says "LVS", "layout vs schematic", "LVS mismatch", "netlist compare", "Calibre LVS", "Netgen".
synth-doctor
Automatically diagnose and fix EDA tool failures. Parses Yosys synthesis and OpenROAD P&R logs, classifies errors into known patterns, and provides actionable fix commands. Triggers when: synthesis fails, P&R fails, 'why did synth fail', 'fix synthesis error', 'DRC violation', or any EDA tool error during Phase 2.…
fpga-led-probe-allocation
Codify FPGA LED probe allocation patterns (instantaneous / pulse-stretched / sticky / byte-display) and produce an FPGA-top template with comment-table mapping (LED → signal → expected behaviour per test stage). Use when a fresh agent has to verify a chip on a DE10-Lite-class board with no scope and only the on-board…